

1 **REMARKS**

2 The Applicants respectfully request reconsideration and allowance of claims 1-18 in view  
3 of the above amendments and the following arguments.  
4

5 I. THE TELEPHONE INTERVIEW

6 The Applicants appreciate the telephone interview conducted between Examiner Tat and  
7 the undersigned attorney on August 8, 2007. In the telephone interview, the participants  
8 discussed how the Office Action applied the Puri patent (described further below) to the present  
9 claims. The undersigned attorney noted that the reference did not address logic synthesis and  
10 did not disclose the elements set out in the present claims as described further below. The  
11 participants also discussed the references to the "single dynamic logic circuit," "intermediate  
12 circuit," and "final circuit" in the claims and how these elements are shown in Figures 3, 5, and  
13 6, respectively. Finally, the participants discussed the Section 101 rejections and the  
14 significance of the resulting circuits produced according to the claimed methods. No agreement  
15 was reached as to the patentability of the claims.  
16

17 II. THE AMENDMENTS

18 Independent claim 13 has been amended to require that the improvement includes  
19 performing logic synthesis for the predetermined logical operation to produce an intermediate  
20 circuit. Support for this amendment can be found in the original specification for the present  
21 application at page 8, lines 16-18.

22 No new matter has been added by the amendment to claim 13. Claims 1 through 18  
23 remain pending in the case.

1        III.     THE CLAIMS ARE DIRECTED TO STATUTORY SUBJECT MATTER

2                The Office Action rejected claims 1, 8, and 13 under 35 U.S.C. §101 for being directed to  
3 non-statutory subject matter. Specifically, the outstanding Office Action indicates that claims 1,  
4 8, and 13 are each directed to an abstract idea that is not tied to a technological art, environment,  
5 or machine which would result in a practical application producing a concrete result. The  
6 Applicants respectfully traverse this rejection as to claims 1 and 8. Claim 13 is amended above  
7 to clarify that the claimed improvement produces a concrete result, and is thus clearly directed to  
8 statutory subject matter as amended.

9                Claim 1 is directed to a method of designing a logic circuit to provide a predetermined  
10 logical operation and includes the following steps:

- 11                (a)     defining a logic synthesis block comprising a single dynamic logic circuit;
- 12                (b)     performing logic synthesis for the predetermined logical operation to produce an  
13                intermediate circuit, the logic synthesis being performed utilizing a synthesis  
14                library constrained to the logic synthesis block;
- 15                (c)     eliminating unused devices in the intermediate circuit to produce a final circuit;  
16                and
- 17                (d)     sizing the devices in the final circuit.

18  
19                This claim language clearly specifies a process, one of the four statutory categories of patentable  
20 inventions defined under 35 U.S.C. §101. Given that the claim specifies a process, the issue then  
21 is whether the claimed process is merely a law of nature, natural phenomenon, or abstract idea,  
22 that is, one of the three categories of subject matter that has been found unpatentable. *Diamond*  
23 *v. Diehr*, 209 USPQ 1, 7 (1981). A claimed invention is considered statutory when it falls within  
24 one of the four statutory categories of patentable subject matter and produces a useful and  
25 concrete or tangible result. *See State Street Bank & Trust Co. v. Signature Financial Group Inc.*,  
26 47 USPQ2d 1596 (Fed. Cir. 1998). In this case claim 1 starts with a specific type of logic  
27 synthesis block and concludes with sizing devices in a final circuit. This final circuit with the

1 various sized electronic devices represents a useful, concrete, and tangible result required for a  
2 claim to define statutory subject matter. Thus claim 1 does not merely recite an abstract idea,  
3 law of nature, or natural phenomenon.

4 In view of the useful, concrete, and tangible result produced by the method set out in  
5 claim 1, the Applicants submit that claim 1 is clearly directed to statutory subject matter.  
6 Therefore, the Applicants request that the Section 101 rejection of claim 1 be withdrawn.

7 Claim 8 is directed to a method of synthesizing a logic circuit to provide a predetermined  
8 logical operation and includes the following steps:

- 9 (a) defining a logic synthesis block comprising a single dynamic logic circuit; and
- 10 (b) performing logic synthesis for the predetermined logical operation to produce an  
11 intermediate circuit, the logic synthesis utilizing a synthesis library constrained to  
12 the single dynamic logic circuit comprising the logic synthesis block.

13  
14 This claim language also clearly specifies a process. Considering that the claim defines a  
15 process, the issue then is whether the process produces a useful and concrete or tangible result as  
16 discussed above. In this case claim 8 requires method steps that included defining a logic  
17 synthesis block comprising a specific circuit type, and performing logic synthesis utilizing a  
18 synthesis library constrained to that defined logic synthesis block. The method of claim 8  
19 ultimately results in an intermediate circuit. This intermediate circuit represents a useful,  
20 concrete, and tangible result required for a claim to define statutory subject matter. Thus claim 8  
21 does not merely recite an abstract idea, law of nature, or natural phenomenon.

22 In view of the useful, concrete, and tangible result produced by the method set out in  
23 claim 8, the Applicants submit that claim 8 is clearly directed to statutory subject matter and not  
24 merely to an abstract idea. Therefore, the Applicants request that the Section 101 rejection of  
25 claim 8 be withdrawn.

1 Claim 13 as amended above is directed to a method of utilizing a logic synthesis tool and  
2 predefined logic circuit library to provide a logic implementation for a predetermined logical  
3 operation. The improvement set out in the claim requires the following steps:

- 4 (a) defining a logic synthesis block comprising a single dynamic logic circuit; and
- 5 (b) in performing logic synthesis for the predetermined logical operation to produce
- 6 an intermediate circuit, constraining the logic synthesis tool to the logic synthesis
- 7 block.

8  
9 Similarly to claim 8, this claim language specifies a process and also requires producing an  
10 intermediate circuit. This intermediate circuit represents a useful, concrete, and tangible result  
11 required for a claim to define statutory subject matter. Thus claim 13 does not merely recite an  
12 abstract idea, law of nature, or natural phenomenon.

13 In view of the useful, concrete, and tangible result produced by the method set out in  
14 claim 13, the Applicants submit that claim 13 is directed to statutory subject matter and not  
15 merely to an abstract idea. Therefore, the Applicants believe that the Section 101 rejection of  
16 claim 13 should be withdrawn.

17  
18 IV. THE CLAIMS ARE NOT ANTICIPATED BY PURI

19 The current Office Action rejected claims 1-18 under 35 U.S.C. §102(b) as being  
20 anticipated by U.S. Patent No. 6,018,621 to Puri et al. ("Puri" or the "Puri patent"). The  
21 Applicants submit that Puri does not anticipate these claims because Puri does not disclose all of  
22 the limitations required by claims 1-18.

23 The present application includes three independent claims, claims 1, 8, and 13. Due to  
24 the nature of the claims, claim 8 will be addressed first in the comments below.

1     Independent Claim 8

2             Independent claim 8 is directed to a method of synthesizing a logic circuit to provide a  
3     predetermined logical operation and requires the following limitations:

- 4             (a)     defining a logic synthesis block comprising a single dynamic logic circuit; and  
5             (b)     performing logic synthesis for the predetermined logical operation to produce an  
6                     intermediate circuit, **the logic synthesis utilizing a synthesis library**  
7                     **constrained to the single dynamic logic circuit** comprising the logic synthesis  
8                     block.

9  
10            A specific example of a circuit design method implementing the limitations required by  
11     claim 8 can be found starting on page 7, line 6 of the specification of the present application.  
12     This example defines the logic synthesis block as a four high and four wide dynamic AND/OR  
13     circuit ("4A4O"). (See p. 7, line 9 - p. 8, line 13). An intermediate circuit is produced by the  
14     logic synthesis tool using the 4A4O circuit in the synthesis library. (See Figure 4 and p. 8, line  
15     14 - p. 9, line 7). The intermediate circuit includes the number of 4A4O circuits needed to  
16     implement the predetermined logical function. (See Figure 5 and p. 11, line 17 - p. 12, line 8).  
17     The intermediate circuit does not include any other circuit besides 4A4O circuits because the  
18     synthesis library utilized during logic synthesis was constrained to using only a single dynamic  
19     logic circuit, the 4A4O circuit. Thus, as can be seen from not only the plain language of the  
20     claim, but also from the above example, the logic synthesis block of claim 8 comprises simply a  
21     single dynamic logic circuit, such as a 4A4O circuit, and the logic synthesis required at element  
22     (b) of claim 8 is performed using just this single dynamic logic circuit in the synthesis library.

23            The Puri patent discloses a logic design technique which starts with an initial network of  
24     logic gates and then moves invert logic gates (i.e. NOT gates) to the network inputs and outputs.  
25     The disclosed technique converts logic gates in the network to AND, OR, or NOT gates,  
26     identifies a region in the network, and selects between moving the NOT gates towards the  
27     network inputs or the network output within the identified region.

1 Puri, however, does not disclose defining a logic synthesis block comprising a single  
2 dynamic logic circuit as required by claim 8. Puri also does not perform a logic synthesis at all  
3 and certainly does not disclose constraining a synthesis library to a single dynamic logic circuit  
4 as required by claim 8. In fact, the Puri patent does not even mention a circuit “synthesis  
5 library.” Since Puri does not disclose a synthesis library, it is impossible for Puri to disclose  
6 constraining a synthesis library to a single dynamic logic circuit as required by claim 8.

7 Because the Puri patent does not disclose all of the limitations required by claim 8, the  
8 Applicants submit that claim 8 is not anticipated by Puri. Claim 8 should therefore be in  
9 condition for allowance along with its respective dependent claims, claims 9-12.

#### 10 Claim 1

11 Claim 1 requires limitations similar to those required by claim 8. In particular, claim 1  
12 requires **performing logic synthesis where the synthesis library is constrained to a single**  
13 **dynamic logic circuit.** Thus, the arguments presented above with respect to claim 8 apply with  
14 equal force to claim 1.

15 In addition, claim 1 requires eliminating unused devices in the intermediate circuit to  
16 produce a final circuit. Puri, however, does not disclose any unused devices after logic synthesis  
17 takes place nor does Puri disclose the removal of unused devices from an intermediate circuit.  
18 Therefore, since Puri does not disclose all of the limitations required by claim 1, the Applicants  
19 submit that Puri does not anticipate claim 1.

20 For these reasons, the Applicants submit that claim 1 is not anticipated by the Puri patent  
21 and is entitled to allowance along with its respective dependent claims, claims 2-7.

#### 22 Independent Claim 13

23 Claim 13 is directed to a circuit design method utilizing a logic synthesis tool and  
24 predefined logic circuit library to provide a logic implementation for a predetermined logical

1 operation. The improvements required by claim 13 include defining a logic synthesis block  
2 comprising a **single dynamic logic circuit** and **constraining the logic synthesis tool to the**  
3 **logic synthesis block in performing logic synthesis.** As discussed above with respect to claims  
4 1 and 8, the Puri patent does not disclose these limitations. Therefore, since Puri does not  
5 disclose all of the limitations required by claim 13, the Applicants submit that Puri cannot  
6 anticipate claim 13.

7 For these reasons, the Applicants submit that claim 13 is not anticipated by the Puri  
8 patent and is entitled to allowance along with its respective dependent claims, claims 14-18.

9  
10 V. CONCLUSION

11 For all of the above reasons, the Applicants respectfully request reconsideration and  
12 allowance of claims 1-18.

13 If any issue remains as to the allowability of these claims, or if a further conference  
14 might expedite allowance of the claims, the Examiner is asked to telephone the undersigned  
15 attorney prior to issuing a further action in this case.

16 Respectfully submitted,

17 The Culbertson Group

18  
19 Dated: 8 Aug 2007

20 By: 

Russell D. Culbertson, Reg. No. 32,124  
1114 Lost Creek Boulevard, Suite 420  
Austin, Texas 78746  
512-327-8932

ATTORNEYS FOR APPLICANTS